Parul University Digital Repository

Browsing Faculty of Engineering & Technology by Subject "Pipelined Data, SOC, Synthesis, Simulation, Verilog HDL, Handshaking Signal, AMBA"

Browsing Faculty of Engineering & Technology by Subject "Pipelined Data, SOC, Synthesis, Simulation, Verilog HDL, Handshaking Signal, AMBA"

Sort by: Order: Results:

  • Panchal, Bhagvati; Parmar, Yogesh; Suthar, Haresh (International Journal of Recent Technology and Engineering (IJRTE) | Volume-8 | Issue-6, 2020-03)
    The Advance Micro controller Bus Architecture bus protocol is used to build high performance SoC designs (system on chip). This achieves communication through the connection of different functional blocks ( or IP ). By ...

Search DSpace


Advanced Search

Browse

My Account