Parul University Digital Repository

Browsing by Subject "Pipelined Data, SOC, Synthesis, Simulation, Verilog HDL, Handshaking Signal, AMBA"

Browsing by Subject "Pipelined Data, SOC, Synthesis, Simulation, Verilog HDL, Handshaking Signal, AMBA"

Sort by: Order: Results:

  • Implementation of AMBA Based AHB2APB Bridge 
    Panchal, Bhagvati; Parmar, Yogesh; Suthar, Haresh (International Journal of Recent Technology and Engineering (IJRTE) | Volume-8 | Issue-6, 2020-03)
    The Advance Micro controller Bus Architecture bus protocol is used to build high performance SoC designs (system on chip). This achieves communication through the connection of different functional blocks ( or IP ). By ...