

**PARUL UNIVERSITY**  
**FACULTY OF ENGINEERING & TECHNOLOGY**  
**M.Tech., Winter 2017 - 18 Examination**

**Semester: 1****Date: 04/01/2018****Subject Code: 03212133****Time: 2:00 pm to 4:30 pm****Subject Name: Digital VLSI Design****Total Marks: 60**

---

**Instructions:**

1. All questions are compulsory.
2. Figures to the right indicate full marks.
3. Make suitable assumptions wherever necessary.
4. Start new question on new page.

- Q.1** A) Compare CPLD and FPGA. (05)  
B) Explain ASIC Design flow. (05)  
C) Explain VLSI Design Methodology in detail. (05)
- Q.2** Answer the following questions. (Attempt any three) (15)  
A) Discuss Semi-Custom ASICs.  
B) What is Delta-delay? What is its effect in VHDL?  
C) Write VHDL code for 2 x 1 MUX circuit using Behavioral, Structural and Data flow Modeling.  
D) What is finite state machines modeling. Compare Moore state machines and Mealy state Machine.
- Q.3** A) Explain Process statement. Explain the importance of sensitivity list. Quote suitable example. (07)  
B) Draw and Explain CPLD Architecture. (08)
- OR**
- B) Explain various versions of wait statements with appropriate example. (08)
- Q.4** A) Explain Transport Delay model with suitable example. Also summaries effect of Transport Delay on Signal Drivers. (07)
- OR**
- A) Write the VHDL code for the 2 to 4 decoder using behavioral style of modeling. (07)  
B) Explain different types of VHDL modeling methods in details with examples. (08)