. Enrollment No.:____ PARUL UNIVERSITY Faculty of Engineering & Technology B Tech Examination Subject Name: Analog and Digital Electronic Subject Code: 203106207 Branch: EE Semester: 3th [Date: 08/08/2022] [Time: 10:30 to 12:00] [Total Marks: 40] Sr.No. Marks Q.1 (A) Compulsory question. 05 1. Which of these sets of logic gate are designated as universal gates? (a) NAND (b) AND (c) NOT (d) OR 2. Find 1's complement of 1011001. 3. One nibble is equal to how many bits. 4. The Inverter is _____gate. 5. What is the Boolean Expression of OR gate? (B) Reducing the following SOP Expression using K-MAP Q.1 05 $Y = \sum m(0, 1, 5, 9, 11, 13, 14, 15) + d(3, 4, 7, 10)$ Q.2 Attempt any four(Short Questions) 12 (1) Explain the Inverting Op-amp. (2) Convert Octal to Decimal number system.(152.25)8 (3) Reduce SOP Boolean Expression using K-Map:- $Y = \sum m(0,2,4,6,7,8,10,12,13,15)$ (4) Perform Binary addition. 101101+1111 (5)Explain 1) Input offset voltage 2) Output offset voltage 3) input offset current. Q.3 Attempt any two 08 (1) Explain Ex-OR and Ex-NOR gates with Symbol, Truth table and **Boolean** Expression (2) Explain Op-amp as Differential Amplifier. (3)Perform Binary Subtraction using 1's Complement. $(1\ 1\ 0\ 1\ 0)_2 - (0\ 1\ 1\ 1\ 1)_2$

Enrollment No.:

PARUL UNIVERSITY Faculty of Engineering & Technology

B Tech Examination

Subject Name: Analog and Digital Electronic		Subject Code: 203106207	
Branch: EE		Semester: 3 th	
[Date: 08/08/2022]	[Time: 10:30 to 12:00]	[Total Marks: 40]	

A) Find the output Voltage of the given Op-amp, R1=10K Ohm R2=400K Ohm Vin=20 V. using KCL method



Q.4

(B) Perform Binary Subtraction using 2's Complement.	05
$(1\ 0\ 1\ 0\ 1\ 0\ 0)_2 - (1\ 0\ 1\ 0\ 1\ 0\ 0)_2$	
OR	
(B). Design AND gate using NAND Gate.	05

05